JPH0344458B2 - - Google Patents
Info
- Publication number
- JPH0344458B2 JPH0344458B2 JP58106176A JP10617683A JPH0344458B2 JP H0344458 B2 JPH0344458 B2 JP H0344458B2 JP 58106176 A JP58106176 A JP 58106176A JP 10617683 A JP10617683 A JP 10617683A JP H0344458 B2 JPH0344458 B2 JP H0344458B2
- Authority
- JP
- Japan
- Prior art keywords
- type mos
- fet
- potential system
- output
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 10
- 101100484930 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) VPS41 gene Proteins 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
Landscapes
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58106176A JPS59230321A (ja) | 1983-06-14 | 1983-06-14 | デジタル回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58106176A JPS59230321A (ja) | 1983-06-14 | 1983-06-14 | デジタル回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59230321A JPS59230321A (ja) | 1984-12-24 |
JPH0344458B2 true JPH0344458B2 (en]) | 1991-07-08 |
Family
ID=14426933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58106176A Granted JPS59230321A (ja) | 1983-06-14 | 1983-06-14 | デジタル回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59230321A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06101673B2 (ja) * | 1989-06-15 | 1994-12-12 | 株式会社東芝 | フリップフロップ回路 |
-
1983
- 1983-06-14 JP JP58106176A patent/JPS59230321A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59230321A (ja) | 1984-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60114029A (ja) | 差動論理回路 | |
US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
JPH0378718B2 (en]) | ||
JP2583521B2 (ja) | 半導体集積回路 | |
JP3120492B2 (ja) | 半導体集積回路 | |
JPH0473888B2 (en]) | ||
JPH0344458B2 (en]) | ||
KR890001104A (ko) | 반도체집적회로 | |
JPH0470212A (ja) | 複合論理回路 | |
JPS62159921A (ja) | デマルチプレクサ回路 | |
CA1109128A (en) | Ternary logic circuits with cmos integrated circuits | |
JPS6079599A (ja) | シフトレジスタ回路 | |
JPH02190018A (ja) | フリップフロップ回路 | |
JPH0431630Y2 (en]) | ||
JPH0377537B2 (en]) | ||
JPS63211914A (ja) | マスタスレ−ブ型フリツプフロツプ回路 | |
JPS607697A (ja) | 相補型半導体集積回路 | |
JPS63240206A (ja) | フリツプフロツプ回路 | |
JPH04277927A (ja) | 半導体集積回路 | |
JP2595272B2 (ja) | ダイナミック型セット・リセットフリップフロップ | |
JPH03201620A (ja) | レベルシフト回路 | |
JPS61252707A (ja) | ラツチ回路 | |
JPS614979A (ja) | 半導体集積回路装置 | |
JPS6362412A (ja) | 論理ゲ−ト回路 | |
JPH04361421A (ja) | 2相クロック発生回路 |